Form PTO-1449 APPLICANT: Michael Dibrino LIST OF PATENTS AND **PUBLICATIONS** FOR INFORMATION ATTY. DOCKET #: SC11317TH APPL. #: Unknown DISCLOSURE STATEMENT 09/939244 08/24/01 FILING DATE: Concurrently Herewith (Use Several Sheets if Necessary) GROUP: Unknown U.S. PATENT DOCUMENTS **EXAMINER** DOCUMENT ISSUE NAME SUBCLASS FILING DATE INITIAL NUMBER DATE IF APPROPRIATE CD AA 5,694,350 Dec.2,'97 Wolrich et al. 364 788 Jun.30,'95 AB 5,212,662 May 18,'93 Cocanougher et al. 364 748 Sep.11,'90 AC 4,999,802 Mar. 12,'91 Cocanougher et al. 364 748 Jan.13,'85 AD AE AF AG AH ΑI ΑJ AK FOREIGN PATENT DOCUMENTS **EXAMINER** DOCUMENT PUBLICATION COUNTRY CLASS SUBCLASS NUMBER DATE (#43) INITIAL AL AM AN AO AP OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, Etc.) R.K. Montoye et al., "Design of the IBM RISC System/6000 floating-point execution unit", IBM J. c0Res. Develop., Vol.34, No. 1, January 1990, pgs. 59-70. AR David R. Lutz et al., "Comparison of two's complement numbers", 1996 Taylor & Francis Ltd., Int. J. CD. AS Electronics, 1996, Vol. 80, No. 4, pgs. 513-523. Stuart F. Oberman et al., "The SNAP Project: Design of Floating Point Arithmetic Units", 1997 IEEE CD Computer Society, Proceedings of 13th Symposium on Computer Arithmetic, pgs. 156-165. ΑT M.J. Flynn et al., "The SNAP Project: Towards Sub-Nanosecond Arithmetic", 1995 IEEE, CD Proceedings on 12th Symposium on Computer Arithmetic, pgs. 75-82. Brett Olsson et al., "RISC System/6000 Floating-Point Unit, IBM RISC System/6000 Technology, ΑV 1990, pgs. 35-42. A.Beaumont-Smith et al., "Reduced Latency IEEE Floating-Point Standard Adder Architectures". 1999 IEEE, 14th IEEE Symposium on Computer Arithmetic, 14-16 April 1999, pgs. 35-42. ΑX ΑY ΑZ DATE CONSIDERED **EXAMINER** EXAMINE Initial if reference considered, whether or not citation is in conformance with MPEP 609. 'Draw line through' citation if

not in conformance and not considered. Include copy of this form with next communication to applicant.